|
Next-Gen, High-Speed Memory Subsystem, Low-power ASIC design engineer - San Diego California
Company: Qualcomm Location: San Diego, California
Posted On: 05/03/2024
Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > ASICS EngineeringGeneral Summary:Qualcomm is the world leader in wireless ICs powering the majority of 4G and 5G devices and the largest fabless semiconductor company in the world.Qualcomm is looking for bright ASIC engineers with excellent analytical and technical skills, and a focus on low power, high performance ASIC designs, and, ability to execute critical power analysis of critical design IPs for path to DDR. This is a great opportunity to join a fast-paced SoC team responsible for development of next Generation, high performance, low power Memory Subsystem RTL Design, flows and methodology for high performance ASICs in sub-4nm process for mobile, automotive, compute, AI and XR space.An ideal candidate will oversee definition, design, verification, and documentation for ASIC development for a variety of products. Determines architecture design, logic design, and system simulation. Provides technical expertise for next generation initiatives.ResponsibilitiesWork with a highly skilled team of ASIC designers to define the next generation memory subsystem micro architecture, and get to rtl code, use advanced asic design flows to ensure the quality of rtl deliverables from power, performance, and area optimizations perspective. Support the implementation, Pre-Silicon and Post-Silicon validation teams to root cause any bugs and provide the necessary support. - Work with cross-functional teams to deliver high performance and low power designs.
- Identify key power use cases and work with verification team to create and simulate power tests.
- Analyze and estimate power for the key use cases using PowerArtist and PrimeTime PX (PTPX) and work with cross-functional teams - design, implementation, and physical design teams - to optimize power.
- Project power numbers and establish budgets at the project outset and work with design teams throughout the project cycle to optimize and keep power on target. Track and deliver power data to other cross-functional teams.
- Build power models based on pre-silicon power data and validate against post-silicon measurements.
- Propose, enhance and maintain power analysis, optimization and modeling methodologies and flows.Qualifications
|
|